A method for formally verifying finite-state concurrent systems. Specifications about the system are expressed as temporal logic formulas, and efficient symbolic algorithms are used to traverse the model defined by the system and check if the specification holds or not.

Share this article

Learn to build a solid safety case for rail control systems using formal verification

Fill out your information here.

Do you want news and upcoming events from Prover?

Fill out your information here.

More News & Articles