A set of the system states which are represented by all possible combinations of the values of state variables in the system.
Share this article
Learn more about how to develop specifications with Digital Twins
Fill out your information here.
More News & Articles
Prover introducing Signaling Design Automation to students at CentraleSupélec in Paris
Prover PSL, the leading model checker used for formal verification in the rail and metro signaling domain, is now even faster.
Prover and RATP Strengthen Collaboration: Advancing Passenger Safety with Formal Methods.
+46 (0)8 617 68 00