We are excited to announce the release of Prover PSL 6.0, bringing powerful new capabilities to streamline your verification workflow and enhance proof efficiency. This latest version introduces advanced debugging capabilities and new proof coverage features — designed to tackle even the most demanding verification challenges.
What is new in Prover PSL 6.0?
Reachability obligations – a new way to strengthen verification
Prover PSL 6.0 introduces reachability obligations, a new type of verification check that complements traditional proof obligations. This feature allows you to verify whether specific states can be reached in your model, helping to refine system validation and efficiently identify edge cases. (Requires an add-on)
HLL and sHLL simulation in Why tool
Now, you can simulate HLL and sHLL models directly in the Why Tool. This integration enables step-by-step execution, making it easier to debug, analyze counterexamples, and validate expected behaviors — all within a unified environment. (Requires an add-on)
Enhanced proof analysis with coverage and profiling
Prover PSL 6.0 introduces two new analysis options for greater proof transparency:
- A proof coverage analysis to identify which parts of your model are covered during verification, allowing you to optimize proof efficiency.
- A profiling and performance optimization feature to gain insights into computational bottlenecks by tracking solver workload distribution.
Greater flexibility with -move for softening constraints
A new command-line switch allows you to dynamically move constraints, proof obligations, and other model elements between different HLL sections. This flexibility helps refine proof strategies and understanding of your model without modifying the core model structure.
With Prover PSL 6.0, you gain enhanced debugging, deeper proof coverage insights, and improved solver performance—all designed to push your formal verification process to the next level.
Upgrade to Prover PSL 6.0 today and elevate your formal verification process!
Share this article
Learn to build a solid safety case for rail control systems using formal verification
Fill out your information here.
More News & Articles
Prover, RATP and Systerel publish the unified HLL 4.0 specification, keeping the rail industry's formal verification language open and free of dialects.
Generative AI has entered railway software engineering ahead of the standards governing it. A new CENELEC draft amendment to EN 50716 doesn't add requirements. It clarifies which existing rules apply when AI drafts specs, writes code, or generates test cases, and why those rules are harder to satisfy with generative models than teams might assume.
Prover, together with NEAT, Schneider Electric, and Pilz will demo real railway interoperability at InnoTrans: three vendor platforms, one interlocking design, live at Prover's booth.
